



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/565,693	01/23/2006	Gerardus T.S. Hubert	GB030122US1	7470

65913 7590 06/04/2009  
NXP, B.V.  
NXP INTELLECTUAL PROPERTY DEPARTMENT  
M/S41-SJ  
1109 MCKAY DRIVE  
SAN JOSE, CA 95131

EXAMINER
----------

MALZAHN, DAVID H

ART UNIT	PAPER NUMBER
----------	--------------

2193

NOTIFICATION DATE	DELIVERY MODE
-------------------	---------------

06/04/2009

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com



## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Flora, 5,343,417.

Flora's Figs. 3A-3F clearly show an adder circuit for summing a plurality of addends (the cross product  $ab$  terms) from multi-bit words (A and B) comprising a network of n-input carry-save adder circuits (the FAs) with the adder circuits being arranged in a plurality of columns (the FAs whose sum outputs are involved in the generation of a particular P bit are in a column, e.g. the FAs with outputs  $L_{31}$  and  $J_{31}$ ) and in a plurality of levels (e.g. levels L1-L4) with the first level receiving a number of addends from corresponding bit positions of selected ones of the plurality of words (e.g.  $a_1 b_1$  and  $a_2 b_2$ ) and the lower levels each receiving addends from one or more of (i) – (iii), (e.g. the sum output  $L_{31}$  meets condition ii) wherein the number of n-input adders in each column varies according to the bit position (e.g. the FAs in the two rightmost columns of Fig. 3C).

Relative to applicant's remarks, the preceding paragraph clearly shows how the claims are being read on Flora. Applicant's remarks relative to element 21 and the serial adder are not pertinent.

Art Unit: 2193

***Claim Rejections - 35 USC § 112***

3. Claims 8 and 15 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In line 2 of claim 8 “two”, both occurrences, should be “one” because if n is three then sum is expressed with a single sum bit and a single carry bit. In the last line of claim 15, “first” should be “second”, note the last paragraph of claim 13.

***Allowable Subject Matter***

4. Claims 13, 14 and 16-19 are allowed.

***Conclusion***

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2193

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to DAVID H. MALZAHN whose telephone number is (571)272-3727. The examiner can normally be reached on M-Th from 7:30 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lewis A. Bullock Jr, can be reached on 571-272-3759. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/David H. Malzahn/  
Primary Examiner, Art Unit 2193

David H. Malzahn  
Primary Examiner  
Art Unit 2193